General Description

The robust design of the LTC72x amplifiers provides ease-of-use to the circuit designer: unity-gain stability with capacitive loads of up to 300 pF, integrated RF/EMI rejection filter, no phase reversal in overdrive conditions, and high electro-static discharge (ESD) protection (4-kV HBM). The LTC72x amplifiers are optimized for operation at voltages as low as +1.8 V (\pm 0.9 V) and up to +5.5 V (\pm 2.75 V) at the temperature range of 0 °C to 70 °C, and operation at voltages from +2.0 V (\pm 1.0 V) to +5.5 V (\pm 2.75 V) over the extended temperature range of -40 °C to +125 °C.

The LTC725 (single) is available in SOT23-5L package. The LTC726 (dual) is offered in SOIC-8L, package. The quad-channel LTC728 is offered in SOIC-14L package.


Features and Benefits

- Low Input Offset Voltage: ±0.35 mV Maximum
- Wide Unity-Gain Bandwidth: 11 MHz
- High Slew Rate: 11V/us
- Fast Settling: 0.26us to 0.1%
- Low Noise: 8 nV/√Hz at 10 kHz
- Rail-to-Rail Input and Output
- Internal RF/EMI Filter
- Single 1.8 V to 5.5 V Supply Voltage
- Low Supply Current: 750uA at 5V Supply Per Amplifier
- Extended Temperature Range:-40° C to +125° C

Applications

- Optimized for AEC-Q100 grade 1 applications
- HEV/EV inverter and motor control
- Battery-Powered Instruments
- On-board(OBC) and wireless charger
- ADAS
- Motor Phase Current Sense
- Sensor Signal Conditioning

Pin Configurations (Top View)





Pin Description

Symbol	Description
-IN	Inverting input of the amplifier. The voltage range is from (V_{S-} – 0.1V) to (V_{S+} + 0.1V).
+IN	Non-inverting input of the amplifier. This pin has the same voltage range as –IN.
+V _S	Positive power supply.
-V _s	Negative power supply.
OUT	Amplifier output.

Ordering Information

Type Number	Package Name	Package Quantity	Marking Code ⁽¹⁾
LTC725XT5/R6	S0T23-5L	Tape and Reel, 3 000	AH1I
LTC725XC5/R6	SC70-5L	Tape and Reel, 3 000	AH1I
LTC726XF8/R6	DFN2x2-8L	Tape and Reel, 3 000	AH2T
LTC726XS8/R8	SOIC-8L	Tape and Reel, 4 000	AH2IX
LTC728XV8/R6	MS0P-8L	Tape and Reel, 3 000	AH2T
LTC726XT8/R8	TSS0P-8L	Tape and Reel, 4 000	AH2T
LTC728XS14/R5	SOIC-14L	Tape and Reel, 2 500	AH4IX
LTC728XF16/R6	QFN3x3-16L	Tape and Reel, 3 000	AH4T
LTC728XT14/R6	TSS0P-14L	Tape and Reel, 3 000	AH4IX

(1) There may be multiple device markings, a varied marking character of "x", or additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



Limiting Value -In accordance with the Absolute Maximum Rating System (IEC 60134).

Parameter	Absolute Maximum Rating
Supply Voltage, V_{S+} to V_{S-}	10.0 V
Signal Input Terminals: Voltage, Current	${ m V_{S-}}$ – 0.5 V to ${ m V_{S+}}$ + 0.5 V, ± 10 mA
Output Short-Circuit	Continuous
Storage Temperature Range, T _{stg}	-65 °C to +150 °C
Junction Temperature, T _J	150 ℃
Lead Temperature Range (Soldering 10 sec)	260 ℃

ESD Rating

Parameter	Item	Value	Unit
Electrostatic	Human body model (HBM), per MIL-STD-883J / Method 3015.9 (1)	\pm 5 000	
Discharge Voltage	Charged device model (CDM), per ESDA/JEDEC JS-002-2014 (2)	± 2000	٧
	Machine model (MM), per JESD22-A115C	± 250	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible if necessary precautions are taken.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible if necessary precautions are taken.



Electrical Characteristics

 V_S = 5.0V, T_A = +25°C, V_{CM} = $V_S/2$, V_O = $V_S/2$, and R_L = 10k Ω connected to $V_S/2$, unless otherwise noted. Boldface limits apply over the specified temperature range, T_A = -40 to +125°C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
OFFSET V	OLTAGE						
V	land official colling	LTC725, LTC726		± 0.10	± 0.35		
V _{os}	Input offset voltage	LTC728		± 0.12	± 0.50	– mV	
V _{os} TC	Offset voltage drift	T _A = -40 to +125 °C		±1	2.3	μV/°C	
DCDD	Power supply	$V_{\rm S}$ = 2.0 to 5.5 V, $V_{\rm CM}$ < $V_{\rm S+}$ – 2V	95	110		4D	
PSRR	rejection ratio	T _A = -40 to +125 °C	82			– dB	
INPUT BIA	AS CURRENT						
I _B	Input bias current			1		_	
		T _A = +85 °C		150		pA	
		T _A = +125 °C		500		_	
I _{os}	Input offset current			1		pA	
NOISE							
V _n	Input voltage noise	f = 0.1 to 10 Hz		3		μV _{P-P}	
_	Input voltage noise	f = 100 Hz		19		V///II-	
e _n	density	f = 10 kHz		8		– nV/√Hz	
I _n	Input current noise density	f = 1 kHz		3		fA/√Hz	
INPUT VO							
V _{CM}	Common-mode voltage range		V _{S-} -0.1		V _{S+} +0.1	٧	
		$V_S = 5.5 \text{ V}, V_{CM} = -0.1 \text{ to } 5.6 \text{ V}$	80	96			
	Common-mode	V_{CM} = 0 to 5.3 V, T_A = -40 to +125 °C	75			-	
CMRR	rejection ratio	$V_S = 2.0 \text{ V}, V_{CM} = -0.1 \text{ to } 2.1 \text{ V}$	76	90		– dB	
		V_{CM} = 0 to 1.8 V, T_A = -40 to +125 °C	70			_	
INPUT IMI	PEDANCE						
_		Differential		2.0			
C _{IN}	Input capacitance	Common mode		3.5		– pF	
OPEN-LO	OP GAIN						
		$R_L = 10 \text{ k}\Omega, V_0 = 0.05 \text{ to } 3.5 \text{ V}$	97	105			
	Open-loop voltage	T _A = -40 to +125 °C	87			-	
A_{VOL}	gain	$R_L = 600 \Omega$, $V_0 = 0.15 \text{ to } 3.5 \text{ V}$	85	90		– dB	
		T _A = -40 to +125 °C	75			_	
FREQUEN	ICY RESPONSE						
GBW	Gain bandwidth product			11		MHz	
SR	Slew rate	G = +1, C _L = 100 pF, V ₀ = 1.5 to 3.5 V		11		V/µs	
THD+N	Total harmonic distortion + noise	G = +1, f = 1 kHz, V ₀ = 0.5 V _{RMS}		0.0005		%	
	Cattling	To 0.1%, G = +1, 1V step		0.26			
t _S	Settling time	To 0.01%, G = +1, 1V step	0.34			— μs	
t _{OR}	Overload recovery time	V _{IN} * Gain > V _S		0.3		μs	




Electrical Characteristics (continued)

 V_S = 5.0V, T_A = +25°C, V_{CM} = $V_S/2$, V_O = $V_S/2$, and R_L = 10k Ω connected to $V_S/2$, unless otherwise noted. Boldface limits apply over the specified temperature range, T_A = -40 to +125°C.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
OUTPUT						
V	High output voltage	R _L = 10 kΩ	V _{S+} -12	V _{S+} -8		- mV
V _{OH}	swing	R _L = 600 Ω	V _{S+} -180	V _{S+} -125		· 111V
V _{oL}	Low output voltage	$R_L = 10 \text{ k}\Omega$		V _{s-} +6	V _{s-} +9	- mV
V 0L	swing	R _L = 600 Ω		V _{S-} +90	V _{s-} +130	1117
I _{sc}	Short-circuit current			± 75		mA
POWER S	UPPLY					
V_{S}	Operating supply	T _A = 0 to +70 °C	1.8		5.5	- V
v s	voltage	$T_A = -40 \text{ to } +125 \text{ °C}$	2.0		5.5	
Iq	Quiescent current	V _S = 2.0 V		625	760	- μΑ
'Q	(per amplifier)	V _S = 5.0 V		750	930	μΛ
THERMAL	CHARACTERISTICS					
T_A	Operating temperature range		-40		+125	°C
		SC70-5L		333		
		SOT23-5L		190		_
		MSOP-8L		216		_
۵	Package Thermal	TSSOP-8L		160		- °C/W
θ_{JA}	Resistance	SOIC-8L		125		- C/ VV -
		QFN3x3-16L	65		_	
		TSS0P-14L		112		
		SOIC-14L		115		<u>-</u>




Typical Performance Characteristics At $T_A = +25$ °C, $V_{CM} = V_S/2$, and $R_L = 10k\Omega$ connected to $V_S/2$, unless otherwise noted.




Offset Voltage Production Distribution




Input Voltage Noise Spectral Density as a function of Frequency.




Common-mode Rejection Ratio as a function of Frequency.



Power Supply Rejection Ratio as a function of Frequency.




Open-loop Gain and Phase as a function of Frequency.




Quiescent Current as a function of Supply Voltage.




Typical Performance Characteristics (continued) At $T_A = +25^{\circ}C$, $V_{CM} = V_S/2$, and $R_L = 10k\Omega$ connected to $V_S/2$, unless otherwise noted.




Quiescent Current as a function of Temperature.




Quiescent Current as a function of Input Commonmode Voltage.




Output Voltage Swing as a function of Output Current.



Short-circuit Current as a function of Supply Voltage.



Short-circuit Current as a function of Temperature.




Large Signal Step Response.




Typical Performance Characteristics (continued)

At T_A = +25°C, V_{CM} = $V_S/2$, and R_L = 10k Ω connected to $V_S/2$, unless otherwise noted.







Small Signal Step Response (500 mV).

Application Notes

The LTC72x is a family of low-power, rail-to-rail input and output operational amplifiers specifically designed for portable applications. These devices operate from 1.8 V to 5.5 V at the temperature range of 0 °C to 70 °C, are unity-gain stable, and suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving \leq 10-k Ω loads connected to any point between $V_{S^{\star}}$ and ground. The input common-mode voltage range includes both rails, and allows the LTC72x family to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes them ideal for driving sampling analog-to-digital converters (ADCs).

The LTC72x features 11-MHz bandwidth and 11 -V/ μ s slew rate with only 750- μ A supply current per amplifier, providing good ac performance at very low power consumption. DC applications are also well served with a low input noise voltage of 8-nV/ \sqrt{Hz} at 1-kHz, low input bias current, and an input offset voltage of 0.35-mV maximum. The typical offset voltage drift is 1- μ V/ $^{\circ}$ C, over the full temperature range the input offset voltage changes only 100- μ V (0.35-mV to 0.45-mV).

OPERATING VOLTAGE

The LTC72x family is optimized for operation at voltages as low as +1.8 V $(\pm\,0.9$ V) and up to +5.5 V $(\pm\,2.75$ V) at the temperature range of 0 °C to 70 °C, and fully specified and ensured for operation from 2.0 V to 5.5 V $(\pm\,1.0$ V to $\pm\,2.75$ V). In addition, many specifications apply from -40 °C to +125 °C. Parameters that vary significantly with operating voltages or temperature are illustrated in the Typical Characteristics graphs.

NOTE: Supply voltages (V_{S+} to V_{S-}) higher than +10 V can permanently damage the device.

RAIL-TO-RAIL INPUT

The input common-mode voltage range of the LTC72x series extends 100-mV beyond the negative and positive supply rails. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair. The N-channel pair is active for input voltages close to the positive rail, typically V_{S+} 1.4 V to the positive supply, whereas the P-channel pair is active for inputs from 100-mV below the negative supply to approximately V_{S+} -1.4 V. There is a small transition region, typically V_{S+} -1.2 V to V_{S+} -1 V, in which both pairs are on. This 200-mV transition region can vary up to 200-mV with process variation. Thus, the transition region (both stages on) can range from V_{S+} -1.4 V to V_{S+} -1.2 V on the low end, up to V_{S+} -1 V to V_{S+} -0.8 V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and

THD can be degraded compared to device operation outside this region.

The typical input bias current of the LTC72x during normal operation is approximately 1-pA. overdriven conditions, the bias current can increase significantly. The most common cause of an overdriven condition occurs when the operational amplifier is outside of the linear range of operation. When the output of the operational amplifier is driven to one of the supply rails, the feedback loop requirements cannot be satisfied and a differential input voltage develops across the input pins. This differential input voltage results in activation of parasitic diodes inside the front-end input chopping switches that combine with electromagnetic interference (EMI) filter resistors to create the equivalent circuit. Notice that the input bias current remains within specification in the linear region.

INPUT EMI FILTER AND CLAMP CIRCUIT

Figure 1 shows the input EMI filter and clamp circuit. The LTC72x op-amps have internal ESD protection diodes (D1, D2, D3, and D4) that are connected between the inputs and each supply rail. These diodes protect the input transistors in the event of electrostatic discharge and are reverse biased during normal operation. This protection scheme allows voltages as high as approximately 500-mV beyond the rails to be applied at the input of either terminal without causing permanent damage. These ESD protection current-steering diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 20-mA as stated in the Absolute Maximum Ratings.




Figure 1. Input EMI Filter and Clamp Circuit

Operational amplifiers vary in susceptibility to EMI. If conducted EMI enters the operational amplifier, the dc offset at the amplifier output can shift from its nominal value when EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. Although all operational amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The EMI filter of the LTC72x family is



Application Notes (continued)

composed of two 5-k Ω input series resistors (R $_{S1}$ and R_{S2}), two common-mode capacitors (C_{CM1} and C_{CM2}), and a differential capacitor (C_{DM}). These RC networks set the -3 dB low-pass cutoff frequencies at 35-MHz for common-mode signals, and at 22-MHz for differential signals.

RAIL-TO-RAIL OUTPUT

Designed as a micro-power, low-noise operational amplifier, the LTC72x delivers a robust output drive capability. A class AB output stage with commonsource transistors is used to achieve full rail-to-rail output swing capability. For resistive loads up to 100 $k\Omega$, the output swings typically to within 5-mV of either supply rail regardless of the power-supply voltage applied. Different load conditions change the ability of the amplifier to swing close to the rails. For resistive loads up to $600-\Omega$, the output swings typically to within 125-mV of the positive supply rail and within 90-mV of the negative supply rail.

CAPACITIVE LOAD AND STABILITY

The LTC72x family can safely drive capacitive loads of up to 300-pF in any configuration. As with most amplifiers, driving larger capacitive loads than specified may cause excessive overshoot and ringing, or even oscillation. A heavy capacitive load reduces the phase margin and causes the amplifier frequency response to peak. Peaking corresponds to overshooting or ringing in the time domain. Therefore, it is recommended that external compensation be used if the LTC72x op-amps must drive a load exceeding 300-pF. This compensation is particularly important in the unity-gain configuration, which is the worst case for stability.

A quick and easy way to stabilize the op-amp for capacitive load drive is by adding a series resistor, R_{ISO}, between the amplifier output terminal and the load capacitance, as shown in Figure 2. R_{ISO} isolates the amplifier output and feedback network from the capacitive load. The bigger the R_{ISO} resistor value, the more stable V_{OUT} will be. Note that this method results in a loss of gain accuracy because R_{ISO} forms a voltage divider with the R1.




Figure 2. Indirectly Driving Heavy Capacitive Load

An improvement circuit is shown in Figure 3. It provides DC accuracy as well as AC stability. The R_F provides the DC accuracy by connecting the inverting signal with the output.

Precision, 11MHz, Low-Noise, RRIO, CMOS Amplifiers

The C_F and R_{ISO} serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop.

For no-buffer configuration, there are two others ways to increase the phase margin: (a) by increasing the amplifier's gain, or (b) by placing a capacitor in parallel with the feedback resistor to counteract the parasitic capacitance associated with inverting node.




Figure 3. Indirectly Driving Heavy Capacitive Load with DC Accuracy

OVERLOAD RECOVERY

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output devices of the operational amplifier enter a saturation region when the output voltage exceeds the rated operating voltage, either because of the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the LTC72x family is approximately $0.3-\mu s$.

EMI REJECTION RATIO

Circuit performance is often adversely affected by high frequency EMI. When the signal strength is low and transmission lines are long, an op-amp must accurately amplify the input signals. However, all opamp pins - the non-inverting input, inverting input, positive supply, negative supply, and output pins are susceptible to EMI signals. These high frequency signals are coupled into an op-amp by various means, such as conduction, near field radiation, or far field radiation. For example, wires and printed circuit board (PCB) traces can act as antennas and pick up high frequency EMI signals.



Application Notes (continued)

Amplifiers do not amplify EMI or RF signals due to their relatively low bandwidth. However, due to the nonlinearities of the input devices, op-amps can rectify these out of band signals. When these high frequency signals are rectified, they appear as a dc offset at the output.

The LTC72x op-amps have integrated EMI filters at their input stage. A mathematical method of measuring EMIRR is defined as follows:

EMIRR = 20 log $(V_{IN PEAK}/\Delta V_{OS})$

INPUT-TO-OUTPUT COUPLING

To minimize capacitive coupling, the input and output signal traces should not be parallel. This helps reduce unwanted positive feedback.

MAXIMIZING PERFORMANCE THROUGH PROPER LAYOUT

To achieve the maximum performance of the extremely high input impedance and low offset voltage of the LTC72x op-amps, care is needed in laying out the circuit board. The PCB surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board reduces surface moisture and provides a humidity barrier, reducing parasitic resistance on the board. The use of guard rings around the amplifier inputs further reduces leakage currents. Figure 4 shows proper guard ring configuration and the top view of a surface-mount layout. The guard ring does not need to be a specific width, but it should form a continuous loop around both inputs. By setting the guard ring voltage equal to the voltage at the non-inverting input, parasitic capacitance is minimized as well. For further reduction of leakage currents, components can be mounted to the PCB using Teflon standoff insulators.




Figure 4. Use a guard ring around sensitive pins

Other potential sources of offset error are thermoelectric voltages on the circuit board. This voltage, also called Seebeck voltage, occurs at the junction of two dissimilar metals and is proportional to the temperature of the junction. The most common metallic junctions on a circuit board are solder-to-board trace and solder-to-component lead. If the temperature of the PCB at one end of the component is different from the temperature at the other end, the resulting Seebeck voltages are not equal,

resulting in a thermal voltage error.

This thermocouple error can be reduced by using dummy components to match the thermoelectric error source. Placing the dummy component as close as possible to its partner ensures both Seebeck voltages are equal, thus canceling the thermocouple error. Maintaining a constant ambient temperature on the circuit board further reduces this error. The use of a ground plane helps distribute heat throughout the board and reduces EMI noise pickup.



Typical Application Circuits

ACTIVE FILTER

The LTC72x family is well-suited for active filter applications that require a wide bandwidth, fast slew rate, low-noise, single-supply operational amplifier. Figure 5 shows a 500-kHz, second-order, low-pass filter using the multiple-feedback (MFB) topology. The components have been selected to provide a maximally-flat Butterworth response. Beyond the cut-off frequency, roll-off is -40 dB/dec. The Butterworth response is ideal for applications that require predictable gain characteristics, such as the anti-aliasing filter used in front of an ADC.




Figure 5. Second-Order, Butterworth, 500-kHz Low-Pass Filter

One point to observe when considering the MFB filter is that the output is inverted, relative to the input. If this inversion is not required, or not desired, a noninverting output can be achieved through one of these options:

- 1. adding an inverting amplifier;
- adding an additional second-order MFB stage; or 2.
- using a non-inverting filter topology, such as the Sallen-Key (shown in Figure 6).




Figure 6. Configured as a Three-Pole, 20-kHz, Sallen-Key Filter

MOTOR PHASE CURRENT SENSING

Precision, 11MHz, Low-Noise, RRIO, CMOS Amplifiers

The current sensing amplification shown in Figure 7 has a slew rate of $2\pi fV_{pp}$ for the output of sine wave signal, and has a slew rate of $2fV_{PP}$ for the output of triangular wave signal. In most of motor control systems, the PWM frequency is at 10 kHz to 20 kHz, and one cycle time is 100 μs for a 10 kHz of PWM frequency. In current shunt monitoring for a motor phase, the phase current is converted to a phase voltage signal for ADC sampling. This sampling voltage signal must be settled before entering the ADC. As the Figure 7 shown, the total settling time of a current shunt monitor circuit includes: the rising edge delay time (t_{SR}) due to the op-amp's slew rate, and the measurement settling time (t_{SET}). For a 2shunt solution of motor phase current sensing, if the minimum duty cycle of the PWM is defined at 5%, and the t_{SR} is required at 20% of a total time window for a phase current monitoring, in case of a 3.3 V motor control system (3.3 V MCU with 12-bit ADC), the opamp's slew rate should be more than:

$3.3V/(100\mu s \times 5\% \times 20\%) = 3.3 V/\mu s$

At the same time, the op-amp's bandwidth should be much greater than the PWM frequency, like 10 time at least.




Figure 7. Current Shunt Monitor Circuit

DIFFERENTIAL AMPLIFIER

The circuit shown in Figure 8 performs the difference function. If the resistors ratios are equal $R_4/R_3 = R_2/R_1$, then:

$$V_{OUT} = (V_p - V_p) \times R_2/R_1 + V_{REF}$$



Typical Application Circuits (continued)




Figure 8. Differential Amplifier

low-leakage cables that that is required to connect a pH probe (general purpose combination pH probes, e.g Corning 476540) to metering ICs such as ADC, AFE and/or MCU. A LTC72x op-amp and a lithium battery are housed in the probe assembly. A conventional low-cost coaxial cable can be used to carry the op-amp's output signal to subsequent ICs for pH reading.

INSTRUMENTATION AMPLIFIER




Figure 9. Instrumentation Amplifier

The LTC72x family is well suited for conditioning sensor signals in battery-powered applications. Figure 9 shows a two op-amp instrumentation amplifier, using the LTC72x op-amps. The circuit works well for applications requiring rejection of common-mode noise at higher gains. The reference voltage ($V_{\rm REF}$) is supplied by a low-impedance source. In single voltage supply applications, the $V_{\rm REF}$ is typically $V_{\rm c}/2$.

BUFFERED CHEMICAL SENSORS





Figure 10. Buffered pH Probe

The LTC72x family has input bias current in the pA range. This is ideal in buffering high impedance chemical sensors, such as pH probes. As an example, the circuit in Figure 10 eliminates expansive




Tape and Reel Information

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIETATION IN TAPE




* All dimensions are nominal

Device	Package Type	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin 1 Quadrant
LTC725XT5/R6	S0T23	5	3 000	178	9.0	3.3	3.2	1.5	4.0	8.0	Q3
LTC725XC5/R6	SC70	5	3 000	178	9.0	3.3	3.2	1.5	4.0	8.0	Q3
LTC726XF8/R6	DFN	8	3 000	178	9.0	2.3	2.3	1.1	4.0	7.9	Q1
LTC726XS8/R8	SOIC	8	4 000	330	12.4	6.6	5.3	2.0	8.0	12.0	Q1
LTC728XV8/R6	MS0P	8	3 000	330	12.4	5.0	3.5	2.0	8.0	12.0	Q1
LTC726XT8/R8	TSS0P	8	4 000	330	12.4	6.5	4.0	1.2	8.0	12.0	Q1
LTC728XS14/R5	SOIC	14	2 500	330	12.4	6.5	9.5	2.0	8.0	16.0	Q1
LTC728XF16/R6	QFN	16	3 000	330	12.4	3.5	3.5	1.2	8.0	12.0	Q1
LTC728XT14/R6	TSS0P	14	3 000	330	12.4	6.9	5.5	1.2	8.0	16.0	Q1




Package Outlines

DIMENSIONS, SOT23-5L



	Dimer	nsions	Dimensions		
Symbol	In Milli	meters	In Inches		
	Min	Max	Min	Max	
Α	-	1.25	-	0.049	
A1	0.04	0.10	0.002	0.004	
A2	1.00	1.20	0.039	0.047	
b	0.33	0.41	0.013	0.016	
С	0.15	0.19	0.006	0.007	
D	2.820	3.02	0.111	0.119	
E1	1.50	1.70	0.059	0.067	
E	2.60	3.00	0.102	0.118	
е	0.95	BSC	0.037 BSC		
e1	1.90 BSC 0.075 BSC			BSC	
L	0.60	REF	0.024	REF	
L1	0.30	0.60	0.012	0.024	
А	n۰	Q٥	n°	۵°	


RECOMMENDED SOLDERING FOOTPRINT, SOT23-5L






Package Outlines

DIMENSIONS, SC70-5L



	Dimer	nsions	Dimensions		
Symbol	In Milli	meters	In Inches		
	Min.	Max.	Min.	Max.	
Α	0.900	1.100	0.035	0.043	
A1	0.000	0.100	0.000	0.004	
A2	0.900	1.000	0.035	0.039	
b	0.150	0.350	0.006	0.014	
С	0.110	0.175	0.004	0.007	
D	2.000	2.200	0.079	0.087	
Ε	2.150	2.450	0.085	0.096	
E1	1.150	1.350	0.045	0.053	
е	0.650	OTYP	0.02	SREF	
e1	1.200	1.400	0.047	0.055	
L	0.260	0.460	0.010	0.018	
L1	0.525REF		0.02	IREF	
θ	0°	8°	0°	8°	


RECOMMENDED SOLDERING FOOTPRINT, SC70-5L






Package Outlines

DIMENSIONS, DFN-8L



Symbol		nsions imeters	Dimensions In Inches	
	Min.	Max.	Min.	Max.
Α	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
b	0.200	0.300	0.008	0.012
A2	0.20	0BSC	0.0	801
D	1.900	2.100	0.075	0.083
E	1.900	2.100	0.075	0.083
D1	1.100	1.300	0.043	0.051
E1	0.600	0.800	0.024	0.031
е	0.50	OREF	0.0	20
L	0.300	0.400	0.012	0.016
F	0.250	0.350	0.010	0.014
h	RE	F0.18	0.0	07


RECOMMENDED SOLDERING FOOTPRINT, DFN-8L






Package Outlines (continued)

DIMENSIONS, SOIC-8L



Symbol	Dimer In Milli	nsions meters	Dimensions In Inches		
	Min	Max	Min	Max	
Α	1.370	1.670	0.054	0.066	
A1	0.070	0.170	0.003	0.007	
A2	1.300	1.500	0.051	0.059	
b	0.306	0.506	0.012	0.020	
С	0.203	TYP.	0.008	TYP.	
D	4.700	5.100	0.185	0.201	
E	3.820	4.020	0.150	0.158	
E1	5.800	6.200	0.228	0.244	
е	1.270	TYP.	0.050	TYP.	
L	0.450	0.750	0.018	0.030	
θ	0°	8°	0°	8°	


RECOMMENDED SOLDERING FOOTPRINT, SOIC-8L






Package Outlines (continued)

DIMENSIONS, MSOP-8L




RECOMMENDED SOLDERING FOOTPRINT, MSOP-8L






Package Outlines

DIMENSIONS, TSSOP-8L



Symbol	Dimensions In Millimeters		Dimensions In Inches		
•	Min.	Max.	Min.	Max.	
D	2.9	3.1	0.114	0.122	
Ε	4.3	4.5	0.169	0.177	
b	0.19	0.3	0.007	0.012	
С	0.09	0.2	0.004	0.008	
E1	6.25	6.55	0.246	0.258	
Α	_	1.2	_	0.047	
A2	0.8	1	0.031	0.039	
A1	0.05	0.15	0.002	0.006	
е	0.65 (BSC)		0.026 (BSC)		
L	0.5	0.7	0.02	0.028	
Н	0.25(TYP)		0.01(TYP)		
θ	1°	7°	1°	7°	


RECOMMENDED SOLDERING FOOTPRINT, TSSOP-8L






Package Outlines (continued)

DIMENSIONS, SOIC-14L



	Dimensions		Dimensions	
Symbol	In Millimeters		In Inches	
-	Min	Max	Min	Max
Α	1.450	1.850	0.057	0.073
A1	0.100	0.300	0.004	0.012
A2	1.350	1.550	0.053	0.061
A3	0.550	0.750	0.022	0.030
b	0.406 TYP.		0.016 TYP.	
С	0.203 TYP.		0.008 TYP.	
D	8.630	8.830	0.340	0.348
E	5.840	6.240	0.230	0.246
E1	3.850	4.050	0.152	0.159
е	1.270 TYP.		0.050 TYP.	
L1	1.040 REF.		0.041 REF.	
L	0.350	0.750	0.014	0.030
θ	2°	8°	2°	8°


RECOMMENDED SOLDERING FOOTPRINT, SOIC-14L






Package Outlines

DIMENSIONS, QFN-16L



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
Α	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
b	0.200	0.300	0.008	0.012
b1	0.16BSC		0.008	
A2	0.203BSC		0.008	
D	2.900	3.100	0.114	0.122
E	2.900	3.100	0.114	0.122
D1	1.600	1.700	0.063	0.067
E1	1.600	1.700	0.063	0.067
е	0.5BSC		0.020	
Ne	1.50BSC		0.020	
k	0.230	0.330	0.009	0.013
h	0.200	0.300	0.008	0.012
l	0.350	0.450	0.014	0.018


RECOMMENDED SOLDERING FOOTPRINT, QFN-16L






Package Outlines

DIMENSIONS, TSSOP-14L



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
D	4.9	5.1	0.193	0.201
E	4.3	4.5	0.169	0.177
b	0.19	0.3	0.007	0.012
С	0.09	0.2	0.004	0.008
E1	6.25	6.55	0.246	0.258
Α	_	1.2	_	0.047
A2	0.8	1	0.031	0.039
A1	0.05	0.15	0.002	0.006
е	0.65 (BSC)		0.026 (BSC)	
L	0.5	0.7	0.02	0.028
Н	0.25(TYP)		0.01(TYP)	
θ	1°	7°	1°	7°

RECOMMENDED SOLDERING FOOTPRINT, TSSOP-14L





IMPORTANT NOTICE

Linearin is a global fabless semiconductor company specializing in advanced high-performance high-quality analog/mixed-signal IC products and sensor solutions. The company is devoted to the innovation of high performance, analog-intensive sensor front-end products and modular sensor solutions, applied in multi-market of medical & wearable devices, smart home, sensing of IoT, and intelligent industrial & smart factory (industrie 4.0). Linearin's product families include widely-used standard catalog products, solution-based application specific standard products (ASSPs) and sensor modules that help customers achieve faster time-to-market products. Go to http://www.linearin.com for a complete list of Linearin product families.

For additional product information, or full datasheet, please contact with the Linearin's Sales Department or Representatives.

